ABSTRACT: High luminosity conditions at the LHC pose many unique challenges for potential silicon based track trigger systems. Among those challenges is data formatting, where hits from thousands of silicon modules must first be shared and organized into overlapping trigger towers. Other challenges exist for Level-1 track triggers, where many parallel data paths may be used for high speed time multiplexed data transfers. Communication between processing nodes requires high bandwidth, low latency, and flexible real time data sharing, for which a full mesh backplane is a natural fit. A custom full mesh enabled ATCA board called the Pulsar II has been designed with the goal of creating a scalable architecture abundant in flexible, non-blocking, high bandwidth board-to-board communication channels while keeping the design as simple as possible. 
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23
The Pulsar II hardware design process started with the task of implementing Data Formatter system 24 for the ATLAS Fast Tracker (FTK). This design process followed a bottom-up approach whereby 25 we studied the input and output requirements and analyzed the data sharing between processing 26 nodes. Various track trigger architectures and platforms were considered before settling on a hard-
27
ware design which is a good fit for the Data Formatter application. Our baseline design also works 28 well as a general purpose processor board in scalable systems where highly flexible, non-blocking,
29
high bandwidth board to board communication is required. 30 
ATLAS Fast Tracker Data Formatter
31
The ATLAS Fast Tracker [1] is organized as a set of parallel processor units within an array of 32 64 h-f trigger towers. Due to the fact that the existing silicon tracker and front end readout elec-33 tronics were not designed for triggering, the data sharing among trigger towers is quite complex.
34
Our initial analysis showed that the data sharing between trigger towers is highly dependent upon The Data Formatter system is an application where the full mesh architecture is used to share 51 data between directly processing nodes, thereby solving a physical or spacial problem of data 52 duplication and sharing at trigger tower boundaries.
53
When one considers the many high bandwidth parallel data channels available in the full mesh 54 it also becomes apparent that this architecture is uniquely positioned to support sophisticated and 55 complex time multiplexed data transfer schemes.
56
An example of one such application is a proposed CMS phase 2 Level-1 track trigger, which 
The Pulsar IIa Prototype
68
The Pulsar IIa consists of a front board and rear transition module, shown in Figure 3 . Thirty-four LVDS pairs running at this speed yield a bandwidth of 13Gbps. check data on the fabric, RTM and local bus GTX transceivers.
143
The Xilinx IBERT tool has also been used in the shelf to test GTX performance over the Fabric cards.
173
The Pulsar IIb boards will be used in the ATLAS FTK Data Formatter system starting in 2015.
174
The Pulsar IIb design forms the basic building block of a high performance scalable architecture,
175
which may find applications beyond tracking triggers, and may serve as a starting point for future
